BIBLIO is the largest independent book marketplace in the world, with over 100 million books.

Skip to content

64-bit Dynamic FeedThrough Logic Adder: Design & Comparative Study

64-bit Dynamic FeedThrough Logic Adder: Design & Comparative Study

64-bit Dynamic FeedThrough Logic Adder: Design & Comparative Study
Stock photo: cover may vary

64-bit Dynamic FeedThrough Logic Adder: Design & Comparative Study Paperback - 2012

by Vishwakarma, Sachin

Add to wish list
  • Used
  • Good
  • Paperback
Used - Good

Description

paperback. Good. Access codes and supplements are not guaranteed with used items. May be an ex-library book.
Ask the seller a question Add to wish list
A$135.69
Free Delivery within USA
Standard delivery: 7 to 14 days
More delivery options
Dropship order
Ships from Bonita (California, United States)

Details

About Bonita California, United States

Biblio member since 2020

Terms of Sale: 30 day return guarantee, with full refund including original shipping costs for up to 30 days after delivery if an item arrives misdescribed or damaged.

Browse books from Bonita

Reader reviews for 64-bit Dynamic FeedThrough Logic Adder: Design & Comparative Study

From the publisher

CMOS is an attractive technology for the realization of Very large Scale Integration (VLSI) system. Over past decade, CMOS technology has played an increasingly important role in the global integrated circuit design. However conventional static CMOS design techniques suffer from the drawback of higher penalty on silicon area, less density packed, low speed and high power dissipation. In these cases, it is desirable to implement smaller and faster gates.The increasing demand for low power very large scale integration (VLSI) can be addressed at different design levels, such as the architecture, circuit, and layout level. Addition is the most commonly used arithmetic operation in microprocessor and DSPs, and it is often one of the speed-limiting-element. Hence optimization of the adder both in terms of speed and/or power consumption should be pursued. During the design of an adder we have to make two choices in regard to different design abstraction levels. One is the responsible for the adder's architecture implemented with the one-bit full adder as a building block .The other defines the specific design style at transistor level to implement the one-bit full adder.
tracking-