Stock photo: cover may vary
Chip Multiprocessor Architecture: Techniques to Improve Throughput and Latency Paperback - 2007 - 1st Edition
by Kunle Olukotun
Add to wish list
Reader reviews for Chip Multiprocessor Architecture: Techniques to Improve Throughput and Latency
Write a review for this book
Important Terms and Guidelines
- Please focus on the book’s content and context. Also, add any personal comments as to how you enjoyed the book. Substantiate your likes and dislikes. You may make comparisons to other books.
- Reviews must be at least 140 characters in length.
- Please do not reveal critical plot elements.
- This is not a help line. Contact customer support if you need help.
Your review must not include:
- Obscenities, discriminatory language, or other insulting language not suitable for public domain
- Advertisements, “spam” content, or references to other products, offers or websites.
- Email addresses, URLs, phone numbers, physical addresses or other contact information.
- Overly critical comments about other reviews or reviewers
- Time-sensitive material (i.e. promotional tours, seminars, lectures, etc.)
- Availability, price, or alternative ordering/shipping information
From the publisher
Details
- Title Chip Multiprocessor Architecture: Techniques to Improve Throughput and Latency
- Author Kunle Olukotun
- Binding Paperback
- Edition number 1st
- Edition 1
- Pages 143
- Volumes 1
- Language ENG
- Publisher Morgan & Claypool
- Publication date 2007-12
- Illustrated Yes
- ISBN 9781598291223 / 159829122X
- Weight 0.6 lbs (0.27 kg)
- Dimensions 9.2 x 7.5 x 0.4 in (23.37 x 19.05 x 1.02 cm)
- Category Technology & Industrial Arts
- Dewey Decimal Code 004.22