BIBLIO is the largest independent book marketplace in the world, with over 100 million books.

Skip to content

Hardware Accelerated Functional Verification: Framework for FPGA-Accelerated Functional Verification

Hardware Accelerated Functional Verification: Framework for FPGA-Accelerated Functional Verification

Hardware Accelerated Functional Verification: Framework for FPGA-Accelerated
Stock photo: cover may vary

Hardware Accelerated Functional Verification: Framework for FPGA-Accelerated Functional Verification Paperback - 2011

by ?imková, Marcela

Add to wish list
  • Used
  • Good
  • Paperback
Used - Good

Description

paperback. Good. Access codes and supplements are not guaranteed with used items. May be an ex-library book.
Ask the seller a question Add to wish list
A$150.35
Free Delivery within USA
Standard delivery: 7 to 14 days
More delivery options
Dropship order
Ships from Bonita (California, United States)

Details

  • Title Hardware Accelerated Functional Verification: Framework for FPGA-Accelerated Functional Verification
  • Author ?imková, Marcela
  • Binding Paperback
  • Condition Used - Good
  • Pages 60
  • Volumes 1
  • Language ENG
  • Publisher LAP Lambert Academic Publishing
  • Publication date 2011-12
  • Bookseller's Inventory # 384655913X.G
  • ISBN 9783846559130 / 384655913X
  • Weight 0.23 lbs (0.10 kg)
  • Dimensions 9 x 6 x 0.14 in (22.86 x 15.24 x 0.36 cm)
  • Category Computers - General Information
  • Quantity available 1

About Bonita California, United States

Biblio member since 2020

Terms of Sale: 30 day return guarantee, with full refund including original shipping costs for up to 30 days after delivery if an item arrives misdescribed or damaged.

Browse books from Bonita

Reader reviews for Hardware Accelerated Functional Verification: Framework for FPGA-Accelerated Functional Verification

From the publisher

Functional verification is a widespread technique to check whether a hardware system satisfies a given correctness specification. As the complexity of modern hardware systems rises rapidly, it is a challenging task to find appropriate techniques for acceleration of this process. This thesis introduces a design of a verification framework that exploits the field-programmable gate array (FPGA) technology for cycle-accurate acceleration of simulation-based verification, while retaining the possibility to run verification also in the user-friendly debugging environment of a simulator. The presented framework is written in SystemVerilog and complies with the principles of functional verification methodologies (OVM, UVM) as well as assertion-based verification, making its application range quite large. According to the experiments carried out on a prototype implementation, the achieved acceleration is proportional to the number of checked transactions and the complexity of the verified system. The maximum acceleration achieved on the set of experiments was over 130 times.
tracking-