BIBLIO is the largest independent book marketplace in the world, with over 100 million books.

Skip to content

Hardware Accelerated Functional Verification: Framework for FPGA-Accelerated Functional Verification

Hardware Accelerated Functional Verification: Framework for FPGA-Accelerated Functional Verification

Hardware Accelerated Functional Verification: Framework for FPGA-Accelerated
Stock photo: cover may vary

Hardware Accelerated Functional Verification: Framework for FPGA-Accelerated Functional Verification Paperback - 2011

by Marcela Imkov; Marcela Imkova

Add to wish list
  • New
  • Paperback
New

Description

LAP Lambert Academic Publishing, 2011-12-02. paperback. New. 5.91x0.14x8.66. Buy with confidence. Excellent Customer Service & Return policy.
Ask the seller a question Add to wish list
A$126.43
Free Delivery within USA
Standard delivery: 5 to 10 days
More delivery options
Dropship order
Ships from Ergodebooks (Texas, United States)
The BIBLIO Guarantee

Details

  • Title Hardware Accelerated Functional Verification: Framework for FPGA-Accelerated Functional Verification
  • Author Marcela Imkov; Marcela Imkova
  • Binding Paperback
  • Condition New
  • Pages 60
  • Volumes 1
  • Language ENG
  • Publisher LAP Lambert Academic Publishing
  • Publication date 2011-12-02
  • Bookseller's Inventory # DADAX384655913X
  • ISBN 9783846559130 / 384655913X
  • Weight 0.23 lbs (0.10 kg)
  • Dimensions 9 x 6 x 0.14 in (22.86 x 15.24 x 0.36 cm)
  • Size 5.91x0.14x8.66
  • Category Computers - General Information
  • Quantity available 6

About Ergodebooks Texas, United States

Specialising in: Rare Books, Rare Dvd, Rare Video, Textbook
Biblio member since 2005

Our goal is to provide best customer service and good condition books for the lowest possible price. We are always honest about condition of book. We list book only by ISBN # and hence exact book is guaranteed.

Terms of Sale:

We have 30 day return policy.

Browse books from Ergodebooks

Reader reviews for Hardware Accelerated Functional Verification: Framework for FPGA-Accelerated Functional Verification

Write a review for this book

There are no reviews for this book yet. Be the first to write a review!

Your review will be anonymous unless you login or create an account first.

Overall rating
Remember: You’re rating the book as a work, not the seller or the condition of the specific copy you purchased!

Important Terms and Guidelines

  • Please focus on the book’s content and context. Also, add any personal comments as to how you enjoyed the book. Substantiate your likes and dislikes. You may make comparisons to other books.
  • Reviews must be at least 140 characters in length.
  • Please do not reveal critical plot elements.
  • This is not a help line. Contact customer support if you need help.
Your review must not include:
  • Obscenities, discriminatory language, or other insulting language not suitable for public domain
  • Advertisements, “spam” content, or references to other products, offers or websites.
  • Email addresses, URLs, phone numbers, physical addresses or other contact information.
  • Overly critical comments about other reviews or reviewers
  • Time-sensitive material (i.e. promotional tours, seminars, lectures, etc.)
  • Availability, price, or alternative ordering/shipping information

From the publisher

Functional verification is a widespread technique to check whether a hardware system satisfies a given correctness specification. As the complexity of modern hardware systems rises rapidly, it is a challenging task to find appropriate techniques for acceleration of this process. This thesis introduces a design of a verification framework that exploits the field-programmable gate array (FPGA) technology for cycle-accurate acceleration of simulation-based verification, while retaining the possibility to run verification also in the user-friendly debugging environment of a simulator. The presented framework is written in SystemVerilog and complies with the principles of functional verification methodologies (OVM, UVM) as well as assertion-based verification, making its application range quite large. According to the experiments carried out on a prototype implementation, the achieved acceleration is proportional to the number of checked transactions and the complexity of the verified system. The maximum acceleration achieved on the set of experiments was over 130 times.

Please wait a moment while we load the requested page.

tracking-