Stock photo: cover may vary
High-Performance Computing on the Intel® Xeon Phi(TM): How to Fully Exploit MIC Architectures Hardback - 2014
by Wang, Endong; Zhang, Qing; Shen, Bo; Zhang, Guangyong; Lu, Xiaowei; Wu, Qing; Wang, Yajuan
- New
A$94.95
A$5.86
Delivery within USA
Standard delivery: 2 to 14 days
More delivery options
Standard delivery: 2 to 14 days
Ships from GreatBookPrices (Maryland, United States)
Details
- Title High-Performance Computing on the Intel® Xeon Phi(TM): How to Fully Exploit MIC Architectures
- Author Wang, Endong; Zhang, Qing; Shen, Bo; Zhang, Guangyong; Lu, Xiaowei; Wu, Qing; Wang, Yajuan
- Binding Hardback
- Condition New
- Pages 338
- Volumes 1
- Language ENG
- Publisher Springer, U.S.A.
- Publication date 2014-07-11
- Illustrated Yes
- Features Illustrated
- Bookseller's Inventory # 21318684-n
- ISBN 9783319064857 / 3319064851
- Weight 1.51 lbs (0.68 kg)
- Dimensions 9.21 x 6.14 x 0.81 in (23.39 x 15.60 x 2.06 cm)
-
Themes
- Aspects (Academic): Science/Technology Aspects
- Category Computers - General Information
- Dewey Decimal Code 004
- Quantity available 5
About GreatBookPrices Maryland, United States
Biblio member since 2024
Since 1991, we have worked every day to serve our customers with state-of-the-art technology and world class service. We are dedicated to providing customers around the world with the widest selection of books, DVDs, and CDs at the absolute lowest price.
Reader reviews for High-Performance Computing on the Intel® Xeon Phi(TM): How to Fully Exploit MIC Architectures
Write a review for this book
Important Terms and Guidelines
- Please focus on the book’s content and context. Also, add any personal comments as to how you enjoyed the book. Substantiate your likes and dislikes. You may make comparisons to other books.
- Reviews must be at least 140 characters in length.
- Please do not reveal critical plot elements.
- This is not a help line. Contact customer support if you need help.
Your review must not include:
- Obscenities, discriminatory language, or other insulting language not suitable for public domain
- Advertisements, “spam” content, or references to other products, offers or websites.
- Email addresses, URLs, phone numbers, physical addresses or other contact information.
- Overly critical comments about other reviews or reviewers
- Time-sensitive material (i.e. promotional tours, seminars, lectures, etc.)
- Availability, price, or alternative ordering/shipping information
From the publisher
From the rear cover
The aim of this book is to explain to high-performance computing (HPC) developers how to utilize the Intel(R) Xeon Phi(TM) series products efficiently. To that end, it introduces some computing grammar, programming technology and optimization methods for using many-integrated-core (MIC) platforms, and also offers tips and tricks for actual use, based on the authors' first-hand optimization experience.
The material is organized in three sections. The first section, "Basics of MIC", introduces the fundamentals of MIC architecture and programming, including the specific Intel MIC programming environment. Next, the section on "Performance Optimization" explains general MIC optimization techniques, which are then illustrated step-by-step using the classical parallel programming example of matrix multiplication. Finally, "Project development" presents a set of practical and experience-driven methods for using parallel computing in application projects, including how to determine if a serial or parallel CPU program is suitable for MIC and how to transplant a program onto MIC.
This book appeals to two main audiences: First, software developers for HPC applications - it will enable them to fully exploit the MIC architecture and thus achieve the extreme performance usually required in biological genetics, medical imaging, aerospace, meteorology, and other areas of HPC. Second, students and researchers engaged in parallel and high-performance computing - it will guide them on how to push the limits of system performance for HPC applications.
