Multiprocessor Systems on Chip Papeback -
by Torsten Kempf; Gerd Ascheid; Rainer Leupers
- New
Standard delivery: 9 to 14 days
Details
- Title Multiprocessor Systems on Chip
- Author Torsten Kempf; Gerd Ascheid; Rainer Leupers
- Binding Papeback
- Condition New
- Pages 189
- Volumes 1
- Language ENG
- Publisher Springer
- Publication date pp. 212
- Illustrated Yes
- Features Illustrated
- Bookseller's Inventory # 6357409739
- ISBN 9781489982537 / 1489982531
- Weight 0.67 lbs (0.30 kg)
- Dimensions 9.21 x 6.14 x 0.45 in (23.39 x 15.60 x 1.14 cm)
-
Themes
- Aspects (Academic): Science/Technology Aspects
- Category Technology & Industrial Arts
- Dewey Decimal Code 621.381
- Quantity available 4
About Cold Books New York, United States
Reader reviews for Multiprocessor Systems on Chip
Write a review for this book
Important Terms and Guidelines
- Please focus on the book’s content and context. Also, add any personal comments as to how you enjoyed the book. Substantiate your likes and dislikes. You may make comparisons to other books.
- Reviews must be at least 140 characters in length.
- Please do not reveal critical plot elements.
- This is not a help line. Contact customer support if you need help.
Your review must not include:
- Obscenities, discriminatory language, or other insulting language not suitable for public domain
- Advertisements, “spam” content, or references to other products, offers or websites.
- Email addresses, URLs, phone numbers, physical addresses or other contact information.
- Overly critical comments about other reviews or reviewers
- Time-sensitive material (i.e. promotional tours, seminars, lectures, etc.)
- Availability, price, or alternative ordering/shipping information
From the publisher
From the rear cover
In the domain of embedded systems the contradicting requirements of computational performance, energy efficiency and flexibility, together with the shrinking time-to-market and extremely short product lifecycles, exhibits one of the most challenging assignments in engineering today. System architects are asked to apply new and innovative designs to cope with these challenges. However, the effort for evaluating a single design and the exploration of the virtually unlimited design space requires new exploration techniques. Effective exploration demands a simple and quick identification of suitable implementation candidates, while an efficient evaluation of a single design point requires a detailed analysis of the platform characteristics subject to the application requirements.
This book answers the above challenges by combining analytical- and simulation-based models for evaluation of a single design and enhances the exploration by enabling a smooth transition between these models. Readers benefit from a comprehensive introduction to the design challenges of MPSoC platforms, focusing on early design space exploration. The book defines an iterative methodology to increase the abstraction level so that evaluation of design decisions can be performed earlier in the design process. These techniques enable exploration on the system level before undertaking time- and cost-intensive development.- Presents a unique methodology for design space exploration of multiprocessor systems-on-chip;
- Describes an abstract simulation-based model, including a virtual processing unit and advanced task modeling, allowing fine-grained performance investigations;
- Demonstrates a simple and quick refinement to state-of-the-art virtual platforms, operating on the paradigm of instruction set simulation, to speed-up the exploration process.