BIBLIO is the largest independent book marketplace in the world, with over 100 million books.

Skip to content

International Edition

Intl. Ed.

Phase Locking in High Performance Systems: From Devices to Architectures

Intl. Ed.

Phase Locking in High Performance Systems: From Devices to Architectures Hardback - 2003

by Razavi, Behzad

Add to wish list
  • New
  • Hardback
New
International Edition

Description

Hardcover. Brand New. “International Edition” - ISBN number and front cover may be different in rare cases but CONTENTS are same as the US edition. No shipping to PO BOX, APO, FPO addresses. Kindly provide day time phone number in order to ensure smooth delivery. Printed in black & white in English language. Territorial restrictions may be printed on the book. We may ship from Asian regions for inventory purpose. 100% Customer satisfaction guaranteed!" We use Fast Shipping via DHL/FEDEX/UPS
Ask the seller a question Add to wish list
A$116.05
A$20.96 Delivery to USA
Standard delivery: 7 to 14 days
More delivery options
Ships from Books WorldWide Express (India)

Details

  • Title Phase Locking in High Performance Systems: From Devices to Architectures
  • Author Razavi, Behzad
  • Binding Hardback
  • Edition INTERNATIONAL ED
  • Condition New
  • Pages 736
  • Volumes 1
  • Language ENG
  • Publisher Wiley-IEEE Press
  • Publication date 2003-02-27
  • Illustrated Yes
  • Features Bibliography, Illustrated, Index
  • Bookseller's Inventory # BWE-PBR45115
  • ISBN 9780471447276 / 0471447277
  • Weight 3.45 lbs (1.56 kg)
  • Dimensions 11 x 8.04 x 1.57 in (27.94 x 20.42 x 3.99 cm)
  • Category Technology & Industrial Arts
  • Library of Congress subjects Phase-locked loops, High performance computing
  • Library of Congress Catalogue Number 2003535257
  • Dewey Decimal Code 621.381
  • Quantity available 2

About Books WorldWide Express India

Biblio member since 2009

We sell all types of international text books since 5 years and provide better customer service all over the world.

Terms of Sale:

30 day return guarantee, with full refund including shipping costs for up to 30 days after delivery if an item arrives misdescribed or damaged. Return address: Sharonda Watts, 5701 Martin St Lot 1, Fort Worth, TX76119, USA.

Browse books from Books WorldWide Express

Reader reviews for Phase Locking in High Performance Systems: From Devices to Architectures

From the publisher

Comprehensive coverage of recent developments in phase-locked loop technology

The rapid growth of high-speed semiconductor and communication technologies has helped make phase-locked loops (PLLs) an essential part of memories, microprocessors, radio-frequency (RF) transceivers, broadband data communication systems, and other burgeoning fields. Complementing his 1996 Monolithic Phase-Locked Loops and Clock Recovery Circuits (Wiley-IEEE Press), Behzad Razavi now has collected the most important recent writing on PLL into a comprehensive, self-contained look at PLL devices, circuits, and architectures.

Phase-Locking in High-Performance Systems: From Devices to Architectures' five original tutorials and eighty-three key papers provide an eminently readable foundation in phase-locked systems. Analog and digital circuit designers will glean a wide range of practical information from the book's . . .
* Tutorials dealing with devices, delay-locked loops (DLLs), fractional-N synthesizers, bang-bang PLLs, and simulation of phase noise and jitter
* In-depth discussions of passive devices such as inductors, transformers, and varactors
* Papers on the analysis of phase noise and jitter in various types of oscillators
* Concentrated examinations of building blocks, including the design of oscillators, frequency dividers, and phase/frequency detectors
* Articles addressing the problem of clock generation by phase-locking for timing and digital applications, RF synthesis, and the application of phase-locking to clock and data recovery circuits

In tandem with its companion volume, Phase-Locking in High-Performance Systems: From Devices to Architectures is a superb reference for anyone working on, or seeking to better understand, this rapidly-developing and increasingly central technology.

First line

HASH(0x11138840)

From the rear cover

Comprehensive coverage of recent developments in phase-locked loop technology

The rapid growth of high-speed semiconductor and communication technologies has helped make phase-locked loops (PLLs) an essential part of memories, microprocessors, radio-frequency (RF) transceivers, broadband data communication systems, and other burgeoning fields. Complementing his 1996 Monolithic Phase-Locked Loops and Clock Recovery Circuits (Wiley-IEEE Press), Behzad Razavi now has collected the most important recent writing on PLL into a comprehensive, self-contained look at PLL devices, circuits, and architectures.

Phase-Locking in High-Performance Systems: From Devices to Architectures' five original tutorials and eighty-three key papers provide an eminently readable foundation in phase-locked systems. Analog and digital circuit designers will glean a wide range of practical information from the book's . . .

  • Tutorials dealing with devices, delay-locked loops (DLLs), fractional-N synthesizers, bang-bang PLLs, and simulation of phase noise and jitter
  • In-depth discussions of passive devices such as inductors, transformers, and varactors
  • Papers on the analysis of phase noise and jitter in various types of oscillators
  • Concentrated examinations of building blocks, including the design of oscillators, frequency dividers, and phase/frequency detectors
  • Articles addressing the problem of clock generation by phase-locking for timing and digital applications, RF synthesis, and the application of phase-locking to clock and data recovery circuits

In tandem with its companion volume, Phase-Locking in High-Performance Systems: From Devices to Architectures is a superb reference for anyone working on, or seeking to better understand, this rapidly-developing and increasingly central technology.

About the author

BEHZAD RAZAVI, is Professor of Electrical Engineering at UCLA, where he conducts research on wireless transceivers, broadband data communications, and phenomena related to phase-locking. He is a Fellow of IEEE and an IEEE Distinguished Lecturer. He is the author of Principles of Data Conversion System Design, RF Microelectronics, and Design of Analog CMOS Integrated Circuits, and the editor of Monolithic Phase-Locked Loops and Clock Recovery Circuits
tracking-