BIBLIO is the largest independent book marketplace in the world, with over 100 million books.

Skip to content

International Edition

Intl. Ed.

FORMAL SEMANTICS AND PROOF TECHNIQUES FOR OPTIMIZING VHDL MODELS (HB)

Intl. Ed.

FORMAL SEMANTICS AND PROOF TECHNIQUES FOR OPTIMIZING VHDL MODELS (HB) Hardback - 1998

by UMAMAGESWARAN K

Add to wish list
  • New
New
International Edition

Description

USA Edition . New. Brand New! Fast Delivery This is an International Edition and ship within 24-48 hours. Deliver by FedEx and Dhl, & Aramex, UPS, & USPS and we do accept APO and PO BOX Addresses. Order can be delivered worldwide within 6-10 days and we do have flat rate for up to 2LB. Extra shipping charges will be requested if the Book weight is more than 5 LB. This Item May be shipped from India, United states & United Kingdom. Depending on your location and availability.
Ask the seller a question Add to wish list
A$134.50
A$12.28 Delivery to USA
Standard delivery: 5 to 10 days
More delivery options
Ships from XLANCEBOOKS L.L.C. (India)

Details

  • Title FORMAL SEMANTICS AND PROOF TECHNIQUES FOR OPTIMIZING VHDL MODELS (HB)
  • Author UMAMAGESWARAN K
  • Binding Hardback
  • Edition USA Edition
  • Condition New
  • Pages 158
  • Volumes 1
  • Language ENG
  • Publisher Springer
  • Publication date 1998-11-30
  • Illustrated Yes
  • Features Bibliography, Illustrated, Index
  • Bookseller's Inventory # cbs 9780792383758
  • ISBN 9780792383758 / 0792383753
  • Weight 0.96 lbs (0.44 kg)
  • Dimensions 9.21 x 6.14 x 0.5 in (23.39 x 15.60 x 1.27 cm)
  • Category Computers - Languages / Programming
  • Library of Congress subjects VHDL (Computer hardware description language)
  • Library of Congress Catalogue Number 98045668
  • Dewey Decimal Code 621.392
  • Quantity available 10

About XLANCEBOOKS L.L.C. India

Biblio member since 2022

USA EDITION, 30 day return guarantee,

Terms of Sale: 30 day return guarantee, with full refund including original shipping costs for up to 30 days after delivery if an item arrives misdescribed or damaged.

Browse books from XLANCEBOOKS L.L.C.

Reader reviews for FORMAL SEMANTICS AND PROOF TECHNIQUES FOR OPTIMIZING VHDL MODELS (HB)

From the publisher

Formal Semantics and Proof Techniques for Optimizing VHDL Models presents a formal model of VHDL that clearly specifies both the static and dynamic semantics of VHDL. It provides a mathematical framework for representing VHDL constructs and shows how those constructs can be formally manipulated to reason about VHDL. The dynamic semantics is presented as a description of what the simulation of VHDL means. In particular it specifies what values the signals of a VHDL description will take if the description were to be executed. An advantage of the approach is that the semantic model can be used to validate different simulation algorithms. The book also presents an embedding of the dynamic semantics in a proof checker which is then used to prove equivalences of classes of VHDL descriptions.
Formal Semantics and Proof Techniques for Optimizing VHDL Models is written for hardware designers who are interested in the formal semantics of VHDL.
tracking-