BIBLIO is the largest independent book marketplace in the world, with over 100 million books.

Skip to content

Formal Semantics and Proof Techniques for Optimizing VHDL Models
Stock photo: cover may vary

Formal Semantics and Proof Techniques for Optimizing VHDL Models Hardback - 1998

by Kothanda Umamageswaran; Sheetanshu L. Pandey; Philip A. Wilsey

Add to wish list

Reader reviews for Formal Semantics and Proof Techniques for Optimizing VHDL Models

Write a review for this book

There are no reviews for this book yet. Be the first to write a review!

Your review will be anonymous unless you login or create an account first.

Overall rating
Remember: You’re rating the book as a work, not the seller or the condition of the specific copy you purchased!

Important Terms and Guidelines

  • Please focus on the book’s content and context. Also, add any personal comments as to how you enjoyed the book. Substantiate your likes and dislikes. You may make comparisons to other books.
  • Reviews must be at least 140 characters in length.
  • Please do not reveal critical plot elements.
  • This is not a help line. Contact customer support if you need help.
Your review must not include:
  • Obscenities, discriminatory language, or other insulting language not suitable for public domain
  • Advertisements, “spam” content, or references to other products, offers or websites.
  • Email addresses, URLs, phone numbers, physical addresses or other contact information.
  • Overly critical comments about other reviews or reviewers
  • Time-sensitive material (i.e. promotional tours, seminars, lectures, etc.)
  • Availability, price, or alternative ordering/shipping information

From the publisher

Formal Semantics and Proof Techniques for Optimizing VHDL Models presents a formal model of VHDL that clearly specifies both the static and dynamic semantics of VHDL. It provides a mathematical framework for representing VHDL constructs and shows how those constructs can be formally manipulated to reason about VHDL. The dynamic semantics is presented as a description of what the simulation of VHDL means. In particular it specifies what values the signals of a VHDL description will take if the description were to be executed. An advantage of the approach is that the semantic model can be used to validate different simulation algorithms. The book also presents an embedding of the dynamic semantics in a proof checker which is then used to prove equivalences of classes of VHDL descriptions.
Formal Semantics and Proof Techniques for Optimizing VHDL Models is written for hardware designers who are interested in the formal semantics of VHDL.

Details

  • Title Formal Semantics and Proof Techniques for Optimizing VHDL Models
  • Author Kothanda Umamageswaran; Sheetanshu L. Pandey; Philip A. Wilsey
  • Binding Hardback
  • Edition U. S. EDITION
  • Pages 158
  • Volumes 1
  • Language ENG
  • Publisher Springer
  • Publication date 1998-11-30
  • Illustrated Yes
  • Features Bibliography, Illustrated, Index
  • ISBN 9780792383758 / 0792383753
  • Weight 0.96 lbs (0.44 kg)
  • Dimensions 9.21 x 6.14 x 0.5 in (23.39 x 15.60 x 1.27 cm)
  • Category Computers - Languages / Programming
  • Library of Congress subjects VHDL (Computer hardware description language)
  • Library of Congress Catalogue Number 98045668
  • Dewey Decimal Code 621.392
Back to top↑

More Copies for Sale

Show all copies
Formal Semantics and Proof Techniques for Optimizing VHDL Models
Stock photo: cover may vary

Formal Semantics and Proof Techniques for Optimizing VHDL Models

by Umamageswaran, Kothanda

  • Used
  • Hardback
Condition
Used
Binding
Hardcover
ISBN 10 / ISBN 13
9780792383758 / 0792383753
Quantity available
1
Seller
Anybook.com
Item price
A$68.03
A$26.46 Delivery to USA

Show details

Description:
Springer, 1998. This is an ex-library book and may have the usual library/used-book markings inside.This book has hardback covers. In good all round condition. No dust jacket. Please note the Image in this listing is a stock photo and may not match the covers of the actual item,550grams, ISBN:9780792383758
Add to wish list
Item price
A$68.03
A$26.46 Delivery to USA
Formal Semantics And Proof Techniques For Optimizing Vhdl Models (Hb)
Stock photo: cover may vary

Formal Semantics And Proof Techniques For Optimizing Vhdl Models (Hb)

  • New
Condition
New
ISBN 10 / ISBN 13
9780792383758 / 0792383753
Quantity available
5
Seller
Students Textbooks
Biblio Top Seller
Item price
A$77.01
A$21.66 Delivery to USA

Show details

Description:
New/New. Brand New Original US Edition, Perfect Condition. Printed in English. Excellent Quality, Service and customer satisfaction guaranteed!
Add to wish list
Item price
A$77.01
A$21.66 Delivery to USA
Formal Semantics And Proof Techniques For Optimizing Vhdl Models (Hb)
Stock photo: cover may vary

Formal Semantics And Proof Techniques For Optimizing Vhdl Models (Hb)

  • New
Condition
New
ISBN 10 / ISBN 13
9780792383758 / 0792383753
Quantity available
5
Seller
Students Textbooks
Biblio Top Seller
Item price
A$78.07
A$21.66 Delivery to USA

Show details

Description:
New/New. Brand New Original US Edition, Perfect Condition. Printed in English. Excellent Quality, Service and customer satisfaction guaranteed!
Add to wish list
Item price
A$78.07
A$21.66 Delivery to USA
Formal Semantics and Proof Techniques for Optimizing VHDL Models
Stock photo: cover may vary

Formal Semantics and Proof Techniques for Optimizing VHDL Models

by Kothanda Umamageswaran Philip A. Wilsey Sheetanshu L. Pandey

  • New
  • Hardback
Condition
New
Binding
Hardcover
ISBN 10 / ISBN 13
9780792383758 / 0792383753
Quantity available
4
Seller
Cold Books
Item price
A$99.20
A$5.76 Delivery to USA

Show details

Description:
Springer , pp. 184 . Hardback. New.
Add to wish list
Item price
A$99.20
A$5.76 Delivery to USA
Customers who searched for ISBN 9780792383758 may also be interested in this item:
International Edition

Intl. Ed.

FORMAL SEMANTICS AND PROOF TECHNIQUES FOR OPTIMIZING VHDL MODELS (HB)

by UMAMAGESWARAN K.

  • New
Note
International Edition
Condition
New
Edition
USA Edition
Quantity available
10
Seller
United States XLANCEBOOKS L.L.C.
Item price
A$134.39
A$12.27 Delivery to USA

Show details

Description:
USA Edition . New. Brand New! Fast Delivery This is an International Edition and ship within 24-48 hours. Deliver by FedEx and Dhl, & Aramex, UPS, & USPS and we do accept APO and PO BOX Addresses. Order can be delivered worldwide within 6-10 days and we do have flat rate for up to 2LB. Extra shipping charges will be requested if the Book weight is more than 5 LB. This Item May be shipped from India, United states & United Kingdom. Depending on your location and availability.
Add to wish list
Item price
A$134.39
A$12.27 Delivery to USA
Formal Semantics and Proof Techniques for Optimizing VHDL Models
Stock photo: cover may vary

Formal Semantics and Proof Techniques for Optimizing VHDL Models

by Umamageswaran, Kothanda

  • Used
  • Good
  • Hardback
Condition
Good
Binding
Hardcover
ISBN 10 / ISBN 13
9780792383758 / 0792383753
Quantity available
1
Seller
Bonita
Item price
A$136.64
Free Delivery to USA

Show details

Description:
hardcover. Good. Access codes and supplements are not guaranteed with used items. May be an ex-library book.
Add to wish list
Item price
A$136.64
Free Delivery to USA
Formal Semantics and Proof Techniques for Optimizing VHDL Models

Formal Semantics and Proof Techniques for Optimizing VHDL Models

by Kothanda Umamageswaran

  • New
  • Hardback
Condition
New
Binding
Hardcover
ISBN 10 / ISBN 13
9780792383758 / 0792383753
Quantity available
806
Seller
Ria Christie Collections
Item price
A$196.65
A$15.26 Delivery to USA

Show details

Description:
Hardcover. New. New Book; Fast Shipping from UK; Not signed; Not First Edition; Written expressly for hardware designers, this book presents a formal model of VHDL clearly specifying both the static and dynamic semantics of VHDL. It provides a mathematical framework for representing VHDL constructs and shows how th
Add to wish list
Item price
A$196.65
A$15.26 Delivery to USA
Formal Semantics and Proof Techniques for Optimizing VHDL Models
Stock photo: cover may vary

Formal Semantics and Proof Techniques for Optimizing VHDL Models

by Umamageswaran, Kothanda

  • New
  • Hardback
Condition
New
Edition
1999
Binding
Hardcover
ISBN 10 / ISBN 13
9780792383758 / 0792383753
Quantity available
1
Seller
Ergodebooks
Item price
A$154.88
Free Delivery to USA

Show details

Description:
Springer, 1998-11-30. 1999. hardcover. New. 6.14x0.50x9.21. Buy with confidence. Excellent Customer Service & Return policy.
Add to wish list
Item price
A$154.88
Free Delivery to USA
Formal Semantics and Proof Techniques For Optimizing Vhdl Models
Stock photo: cover may vary

Formal Semantics and Proof Techniques For Optimizing Vhdl Models

by Kothanda Umamageswaran, Sheetanshu L Pandey, Philip a Wilsey,

  • New
Condition
New
ISBN 10 / ISBN 13
9780792383758 / 0792383753
Quantity available
5
Seller
GreatBookPrices
Item price
A$188.07
A$5.76 Delivery to USA

Show details

Description:
new.
Add to wish list
Item price
A$188.07
A$5.76 Delivery to USA
Formal Semantics and Proof Techniques For Optimizing Vhdl Models
Stock photo: cover may vary

Formal Semantics and Proof Techniques For Optimizing Vhdl Models

by Kothanda Umamageswaran, Sheetanshu L Pandey, Philip a Wilsey,

  • Used
Condition
New
ISBN 10 / ISBN 13
9780792383758 / 0792383753
Quantity available
5
Seller
GreatBookPrices
Item price
A$188.07
A$5.76 Delivery to USA

Show details

Description:
like new.
Add to wish list
Item price
A$188.07
A$5.76 Delivery to USA
Show all copies
Back to top↑

Please wait a moment while we load the requested page.