BIBLIO is the largest independent book marketplace in the world, with over 100 million books.

Skip to content

Formal Semantics and Proof Techniques for Optimizing VHDL Models

Formal Semantics and Proof Techniques for Optimizing VHDL Models

Formal Semantics and Proof Techniques for Optimizing VHDL Models
Stock photo: cover may vary

Formal Semantics and Proof Techniques for Optimizing VHDL Models Hardback -

by Kothanda Umamageswaran Philip A. Wilsey Sheetanshu L. Pandey

Add to wish list
  • New
  • Hardback
New

Description

Springer , pp. 184 . Hardback. New.
Ask the seller a question Add to wish list
A$64.33
A$5.77 Delivery within USA
Standard delivery: 9 to 14 days
More delivery options
Ships from Cold Books (New York, United States)

Details

  • Title Formal Semantics and Proof Techniques for Optimizing VHDL Models
  • Author Kothanda Umamageswaran Philip A. Wilsey Sheetanshu L. Pandey
  • Binding Hardback
  • Edition U. S. EDITION
  • Condition New
  • Pages 158
  • Volumes 1
  • Language ENG
  • Publisher Springer
  • Publication date pp. 184
  • Illustrated Yes
  • Features Bibliography, Illustrated, Index
  • Bookseller's Inventory # 6303773
  • ISBN 9780792383758 / 0792383753
  • Weight 0.96 lbs (0.44 kg)
  • Dimensions 9.21 x 6.14 x 0.5 in (23.39 x 15.60 x 1.27 cm)
  • Category Computers - Languages / Programming
  • Library of Congress subjects VHDL (Computer hardware description language)
  • Library of Congress Catalogue Number 98045668
  • Dewey Decimal Code 621.392
  • Quantity available 4

About Cold Books New York, United States

Biblio member since 2012

Terms of Sale: 30 day return guarantee, with full refund including shipping costs for up to 30 days after delivery if an item arrives misdescribed or damaged.

Browse books from Cold Books

Reader reviews for Formal Semantics and Proof Techniques for Optimizing VHDL Models

From the publisher

Formal Semantics and Proof Techniques for Optimizing VHDL Models presents a formal model of VHDL that clearly specifies both the static and dynamic semantics of VHDL. It provides a mathematical framework for representing VHDL constructs and shows how those constructs can be formally manipulated to reason about VHDL. The dynamic semantics is presented as a description of what the simulation of VHDL means. In particular it specifies what values the signals of a VHDL description will take if the description were to be executed. An advantage of the approach is that the semantic model can be used to validate different simulation algorithms. The book also presents an embedding of the dynamic semantics in a proof checker which is then used to prove equivalences of classes of VHDL descriptions.
Formal Semantics and Proof Techniques for Optimizing VHDL Models is written for hardware designers who are interested in the formal semantics of VHDL.
tracking-